Abstract -A 40 Gbls time-division-multiplexing (TDM) system transmitter and receiver with 4-channel 10 Gb/s interface is presented. InP DHBT IC technology is used to implement the complete chipset ( 4:l multiplexer with VCO /clock multiplication unit, modulator driver, transimpedance amplifier, limiting amplifier and 1:4 demultiplexer with clock and data recovery). A 2.26 km long transmission ex eriment was performed using the system with 40 Gb/s, 2' -1, NRZ PRBS. The transmit eye exhibits a high extinction ratio >12.5 dB with 1 ps added RMS jitter and 4 dbm output power.
INTRODUCTION
With the 40 Gbls systems reaching commercial deployment, there is a great demand for low cost integrated solutions that enable transponder manufacturers to meet performance, power and size constraints. Various device technologies including SiGe HBT, InP HEMT I HBT and GaAs PHEMT [1]- [2] have been competing to realize some or all of the circuits for these applications. Among them, InP DHBT technology exhibits excellent high-speed performance, high break-down voltage, largescale integration, good uniformity and reliability. This makes'it suitable for realizing broadband analog amplifiers as well as large scale digital circuits required for the kontend components in a 40 Gbls system.
In this paper we present a complete chipset (Table. I ) for a 40 Gbis TDM system with 4-channel 10 Gbls interface. Fig. 1 shows the functional block diagram for a 40 Gbis TDM system prototype using the transmitter and receiver circuits presented in this paper. The input and output interface consists of 4-channels of 10 Gbls signals.
At the transmit end, four 10 Gbis parallel CML level inputs are multiplexed to a 40 Gbis serial bit stream by the 4: 1 MUX. A 20 GHz VCO is divided do& and locked to the 5 GHz input clock. Two modulator drivers used to dive an electro-absorption modulator ( E M ) or a differential electro-optic modulator (EO) are presented. The EAMIEO modulates a CW laser.
At the receive end, a receiver with a p-i-n photo-diode, transimpedance amplifier and a limiting amplifier is integrated in one package. A 1:4 demultiplexer with integrated clock and data recovery circuit is used to synchronize the on-chip 40 GHz VCO to the phase of the incoming data. A 10 GHz clock in phase with the demultiplexed output data is made available. 3) dissipates 2.7 W and has a locking range of 3 6 4 5 GHz. Fig. 4 shows the 40 Gb/s eye pattern from the multiplexer, on driving it with 4 channels of de-correlated 10 Gbis z3'-l PRBS. 260 mV single-ended output with 2040% riseifall times of 9.3 ps i 7.1 ps and 1.1 ps rms jitter was observed using a 50 GHz sampling module (Tektronix 8OEOl). Small signal gain >30 dB and and broad bandwidth of 41 GHz were obtained from a single chip using lumped input stages and a distributed output stage (Fig. 6) . A 500 mVp-p differential drive from the multiplexer is sufficient to provide full output swing from the driver. Additional features like modulation current control to adjnst the output swing, cross-point control to change the zero crossing from 40% to 75%, output power down option, modulation current monitor pin for external closed-loop automatic power control are also available.
When driven with the multiplexer, the differential driver provides (Fig. 7) 3 Vp-p swing at each end with riseifall times of 8.6 ps i 7.5 ps and an rms jitter of 1.23 ps (added nns jitter of 0.55 ps). 
C. Modulator and Laser
A 1550 nm CW laser source with 13 dBm output power was used. The differential driver output was used to drive a differential Lithium Niobate modulator. 4.1 dBm of optical power with 12.8 dB extinction ratio and 1.62 ps rms jitter (1 ps of added rms jitter) was observed (Fig. 8) .
AAer 2.2 km of SMF fiber the extinction ratio dropped to 9.9 dB, with 1.8 ps rms jitter and 40% crossing (Fig. 9) . .. The single-ended driver was used to drive an EA modulator. Because of the non-linearity in the optical insertion loss vs. applied voltage for EAMs, a driving voltage with 75% duty-cycle ratio was required to maximize the optical eye opening. Ahout 2.9 dBm of optical power with 10.4 dB extinction ratio and 1.5 ps rms jitter was observed (Fig. IO) . Fig. 10 . 40 Ghis optical output from the EAM after 0 !a.
ps

V. RECEIVE
The receive end consists of a receiver module followed by a 1:4 demultiplexer.
A. Receiver
The receiver module incorporates a InP based p-i-n photo-diode, a trasimpedance amplifier and a limiting amplifier (Fig. 1 I) . (Fig. 14) incorporates an Alexander phase detector for clock and data recovery. Onchip 40 GHz VCO [3] is synchronized to the incoming data using a phase-locked loop locked consisting of a phase-frequency detector and a proportional-integral filter. The IC (Fig. 3) operates of a -4.2 V supply and dissipates 3.5 W. Fig. 15 shows the recovered 10 GHz clock and data from a 40 GB/s bit pattem.
The receiver was testedwith a 40 Gb/s z3'-l PRBS eye pattem from the EO modulator. Fig. 12 shows 505 mV single-ended output with riselfall times of 7.9 ps / 6.1 ps and 1.3 ps rms jitter for a 0 dBm input optical power. The output was demultiplexed into 4 channels of 10 Ghis data and the bit error rate was tested. The receiver exhibits -7.8 dBm sensitivity at a BER of with 3.5 dBm overload, ' 8000 V/W differential gain, and 0.22 dB dispersion penalty after transmission over 2.26 h of SMF (Fig. 13) . 
V. CONCLUSION
A complete 40 Gb/s InP DHBT chipset for 40 Gbis TDM system has been developed. The performance of these ICs have been evaluated in a 2.26 h transmission link: The transmitter provides better than 12.5 dB extinction ratio with 1 ps added RMS jitter and up to 4dbm output power. The receiver sensitivity is better than -7.8 dBm with 0.22 dB dispersion penalty. These IC's would meet the requirements for commercial deployment.
